

CRU Hardware Overview


ALICE Common Read-out Unit (CRU)

Engineering Design Review, CERN, 20 June, 2016

Tivadar KISS – Wigner RCP, Budapest Jean-Pierre CACHEMICHE – CPPM, Marseille



PCIe40 card of LHCb





Status

CRU Hardware Development

- ALICE CRU HW: PCle40 card developed by CPPM, Marseille fro LHCb
- Project leader: Jean-Pierre Cachemiche
- ALICE contributes to the prototypes testing and FW development with manpower

FPGA and boards Availabilty

- •ALTERA delayed the launch of the final FPGA several times
 - We have ordered development boards for the central team with the final FPGA
 - We get two boards with ES3 on loan for 4 weeks /each
 - LHCb also delayed the productionm but started to do a test mounting of a few boards with ES3. We expect one board before the end of July and 4 more by mid September.

Prototypes testing and debugging

- Power regulator issues (regulators now on mezzanines) are debugged
- 2nd proto/first series still have an external PCle bridge chip to merge the two x8 PCle endpoints to a single edge connector
- Proper cooling is needed → not any server computers is acceptable



Status

3. Board Design status


- First series production will start as soon as the final FPGA is available
- In the meantime, desig of the final board will take place in Marseille from spring this year to autumn this year
- simplifications and optimizations of the board (e.g. omit power mezzanines, omit PCIe switch, other minor optimizations, however these means a major rerouting parts of the board

4. 2nd prototype/first series production in LHCb

- production of about 25 cards by CPPM includes 5 boards to ALICE CRU team and TPC
 - CERN DAQ group
 - · Budapest group
 - Kolkata group
 - TPC / Heidelberg
 - TPC / Bergen
- Team account numbers collected and sent to CPPM
- CPPM strongly advises to use the already tested ASUS server computer
 - can be order from CPPM together with the PCle40 cards or independently



Block diagram of the PCle40



PCIe40_Specification_Draft0, rev1, LHCb Technical Note



PCle40 Clock Paths

Clock filtering for constant phase duplication of TFC over GBT 120MHz PLL SI5338 Use of TI chip Fanout Filtered or CERN chip ►120 MHz GBT GBT GBT GBT GBT CDCLVP1208 **GBT** PLL 120MHz TI 100 MHz Osc 100 MHz CDCE62005 Connector 40MHz Arria 10 GX 40MHz 40MHz PLL 0 120MHz Osc 120MHz SI5338 40 MHz LHC 120 MHz Recovered clock from TFC Osc For test PCle 125 MHz PCIe PCIe PCIe GBT GBT /TFC PLL SI5315 644 MHz For test 644 MHz Fanout 100MHz ог CDCLVP1208 Custom Fanout clock IDT GBT and TFC data stream SMA For test **PLX 8747** 5V41067A = 4.8 Gbits/s PCIe = dual PCIe GEN 3 x 8 100MHz Alternative clocking scheme

PCIe40_Specification_Draft0, rev1, LHCb Technical Note

to operate the links at 10 gigs




Configuration, Front Panel Connectors

CRU front view



Configuration options



- JTAG programming through JTAG connectors
- On-board USB blaster
- Remote configuration from SW through the PCle interface with CvP protocol



Installation, Power, and Cooling

Installation, Power and Cooling

- Dual Slot card with Standard Height
- PCle auxiliary power supply cable with 2x4 pin connector
- Dissipation up to 120 W
- Proper cooling is needd (to be finalized)
- Airflow of 2 m/s is required

Recommended Servers

- Developers strongly recommend to use a well tested, proven server machine for all users
- Recommended server: ASUS



PCIe40_Specification_Draft0, rev1, LHCb Technical Note